IDT8SLVD1204I buffer equivalent, lvds output fanout buffer.
* Four low skew, low additive jitter LVDS output pairs
* Two selectable differential clock input pairs
* Differential PCLK, nPCLK pairs can accept the followi.
demanding well-defined performance and repeatability. Two selectable differential inputs and four low skew outputs are a.
Image gallery
Download